

Actel SmartFusion Introduction Video

Written by Robert D. Brilliant, Client: ICV Digital Media Inc. for Actel

FINAL draft January 26, 2010

VIDEO	AUDIO
FADE UP:	<u>FADE IN</u> :
1. Animation Template	(1) Rock theme, strong beat
background	
Fly in text, line by line, to music	
beat, with graphical "fireworks,"	
INNOVATIVE	
INTELLIGENT	
INTEGRATION	
SMARTFUSION	
Fade out text and background to	Music pays off and fade out
black	trusic pays off and fade out

Final Draft

2. Composited motion graphic:	Fade in new music theme
Images depicting 21 st century	(2) <u>NARRATOR</u> (VO): Did you ever think
high tech: computers, smart	we'd be here – in a world where technology thinks
phones, similar.	and moves faster than the human brain?
Add historical images: Wright	After all, it wasn't that long ago that the
Brothers' first flight, first	Wright Brothers took to the air and Alexander
telephone.	Graham Bell made the first phone call.
Change visuals to images	Today our globally-connected world is a
depicting globally connected	direct result of this heritage of technological
world: Internet, GPS, video, etc.	innovation.
 3. Venn diagram: see brochure pg. 2. Animate three circles together. Add SmartFusion logo in the middle. Label each circle in order: FPGA ARM Cortex-M3 Programmable Analog 	 (3) As innovation pushes forward, integration is the key that makes our digital lives smarter and faster. Welcome to the world of SmartFusion, the integration of a full featured FPGA, an ARM Cortex M3 processor, and programmable analog in a single device.

4. SmartFusion Architecture	(4) SmartFusion is a fully programmable
block diagram, see brochure	design platform for complex embedded designs.
page 3. Highlight ProASIC	SmartFusion devices feature Actel's proven,
FPGA architecture (purple).	flash-based ProASIC3 FPGA architecture.
Add text as mentioned:	Built on an advanced 130 nano-meter, CMOS
• ProASIC FPGA	process, Actel offers densities ranging from 60 K
• 130nm, CMOS	to 500 K system gates, with 350 MHZ
• Densities from 60-500K system	performance and up to 204 I/Os.
gates	This combination of density and I/O count
• 350 MHZ performance, up to	allows for integration of existing functions from
2020 I/Os.	other devices. This substantially reduces board
	size, complexity, and power consumption of the
	11 4
	overall system.
	overall system.
5. SmartFusion Architecture	(5) Intelligence is added to the FPGA in the
5. SmartFusion Architecture block diagram, see brochure	
	(5) Intelligence is added to the FPGA in the form of the microcontroller subsystem which
block diagram, see brochure	(5) Intelligence is added to the FPGA in the form of the microcontroller subsystem which features a hard ARM Cortex-M3 running at
block diagram, see brochure page 3.	(5) Intelligence is added to the FPGA in the form of the microcontroller subsystem which
block diagram, see brochure page 3. Now highlight ARM Cortex M-3	(5) Intelligence is added to the FPGA in the form of the microcontroller subsystem which features a hard ARM Cortex-M3 running at
block diagram, see brochure page 3. Now highlight ARM Cortex M-3 section (blue).	(5) Intelligence is added to the FPGA in the form of the microcontroller subsystem which features a hard ARM Cortex-M3 running at 100MHz. A full complement of processor
block diagram, see brochure page 3. Now highlight ARM Cortex M-3 section (blue). List out peripherals as	(5) Intelligence is added to the FPGA in the form of the microcontroller subsystem which features a hard ARM Cortex-M3 running at 100MHz. A full complement of processor peripherals include:
 block diagram, see brochure page 3. Now highlight ARM Cortex M-3 section (blue). List out peripherals as mentioned: 	 (5) Intelligence is added to the FPGA in the form of the microcontroller subsystem which features a hard ARM Cortex-M3 running at 100MHz. A full complement of processor peripherals include: Multi-layer AHB communications matrix
 block diagram, see brochure page 3. Now highlight ARM Cortex M-3 section (blue). List out peripherals as mentioned: Multi-layer AHB matrix with 	 (5) Intelligence is added to the FPGA in the form of the microcontroller subsystem which features a hard ARM Cortex-M3 running at 100MHz. A full complement of processor peripherals include: Multi-layer AHB communications matrix
 block diagram, see brochure page 3. Now highlight ARM Cortex M-3 section (blue). List out peripherals as mentioned: Multi-layer AHB matrix with up to 16 Gbps throughput 	 (5) Intelligence is added to the FPGA in the form of the microcontroller subsystem which features a hard ARM Cortex-M3 running at 100MHz. A full complement of processor peripherals include: Multi-layer AHB communications matrix with up to 16 Gbps throughput,

5 CONT.

- Two each: SPI, I2C, UART,
- 32-bit Timers
- Up to 512 KB flash and 64KB

SRAM

- External Memory Controller
- 8-channel DMA.

• Two of each: SPI, I2C, UART, 32-bit timers,

- Up to 512 KBytes of nonvolatile flash memory and 64 KBytes of SRAM,
- Multi-layer AHB communications matrix

with up to 16 Gbps throughput,

- External memory controller, and
- 8-channel DMA controller.

6. SmartFusion Architecture block diagram, see brochure page 3. Now highlight Analog

area (yellow).

Highlight ACE section.

Add text: ACE.

Add text bullets as mentioned:

• ADCs and DACs with 1%

accuracy

• Up to 3 12-bit ADCs with up to

600Kbps sampling rate

• Up to 3 12-Bit first order Sigma Delta DACs

• Up to 10 50 ns high-speed comparators

• Multiple integrated temperature, voltage, current

monitors

(6) The innovative and proprietary analog
compute engine - ACE - performs sample
sequencing and processing, which offloads the
Cortex-M3 processor from analog initialization
and processing. The programmable analog system
features:

- ADCs and DACs with 1 percent accuracy,
- Up to three 12-Bit ADCs with up to 600 Kbps sampling rate,
- Up to three 12-Bit first order sigma delta DACs
- Up to ten 50 ns high-speed comparators,
- Multiple integrated temperature, voltage and current monitors.

Final Draft

7. Venn diagram animation, (7) SmartFusion's unprecedented integration SmartFusion logo in middle, provides: Add text to each circle as • Full design customization to optimize mentioned: hardware / software tradeoffs on the fly without • Full Design Customization board level changes, • Ease-of-Use and remarkable **Ease-of-use**. (Maybe the Venn diagram could Actel's Libero IDE and SoftConsole deliver be next to or in front of visuals easy and natural design flows for both FPGA and that depict each of the areas as embedded designers. mentioned.)

Final Draft

1/26/10

6

7A. Continue Venn Diagram	(7A) Intellectual property protection is
graphic by labeling third circle	superior to any other integrated or discrete
"IP Protection"	solution in the market.
Transition to:	In SmartFusion, all the data transferred from
SmartFusion chip icon or image.	the processor to the FPGA, or from the analog to
Add animated arrows depicting	the processor, or between the FPGA and the
secure data flow.	analog, are on-chip and secure.
	Additionally, every logic cell in our flash FPGA
Transition to:	is non-volatile and thus does not require the use of
CU of logic unit area on SmartFusion. Add text:	an external configuration device. Because
"Nonvolatile"	there's no bit-steam transfer to intercept, your IP
	is protected against theft.
	Actel FPGAs feature FlashLock, a 128 bit
Add text or icon/logo:	hardware key that controls access to the device's
FlashLock	security settings. The key can be used to reopen
	the security setting later.

7

8. Animated graphic based on	(8) Actel has partnered with microcontroller
the Ecosystem stack diagram, see	industry leaders to create a robust SmartFusion
brochure page 7.	ecosystem.
Build or fly through vendor logos	ARM processors are the most widely used
as mentioned.	embedded processors in the world. Designers
	now have access to the vast ARM-based
	ecosystem. Actel has also partnered with Keil
	and IAR to provide software IDE support to
	SmartFusion designers, and Micrium provides
	RTOS and middleware support, as well as other
	third party vendors for protocol stacks and
Add SmartFusion logo or images	interfaces.
of SmartFusion FPGA.	The SmartFusion ecosystem leverages these
	partnerships to deliver optimum ease of use and
	productivity to customers

9. Graphic: Build on three icons
or images depicting the three
types of designers: FPGA,
Embedded, Analog.
Add insert boxes with screen
grabs of various software tools as
mentioned. Other ideas?

(9) Whether you're an **FPGA designer** with a desire to offload communication management and sequencing functions, or an **embedded designer** with a need for hardware algorithm acceleration, or a **designer wanting to enhance analog usage and integration**, SmartFusion offers the ideal design platform for design teams or individuals.

For **FPGA Designers**, Actel offers Libero IDE: a comprehensive design environment for designing all Actel FPGAs.

For **Embedded Designers**, Actel offers support through SoftConsole , Keil, or IAR.

The MSS Configurator creates a bridge between the FPGA and embedded design, so device configuration can be easily shared between multiple developers.

And for **Analog Design**, the MSS Configurator provides graphical setup of current, voltage, and temperature monitors, sample sequencing set-up, and post processing configuration, as well as configuration of the DAC outputs.

10. Graphic: SmartFusion Head	(10) Remember that only Actel's flash
with animation, Build on text	technology allows for the integration of an FPGA,
bullets as mentioned:	a complete microcontroller subsystem with a hard
• Low Power	ARM cortex-M3 and programmable analog On a
• IP Security	single chip.
• SEU Immunity and Reliability	Don't expect to see this from any other FPGA vendor.
11. Opening graphics animation	(11) Innovative
background,	Intelligent
fly through text as mentioned:	Integration.
Innovative,	Get Smart
Intelligent	with SmartFusion ,
Integration	only from Actel.
Fly through "head graphic"	
Fly in and hold on Actel logo	
	Music pays off and fade out
FADE OUT with music	